Benchmarking High Level Synthesis for Machine Learning Implementations versus Hand-optimized SystemVerilog

Waiz Khan, Caroline Johnson, Scott Hauck, Shih-Chieh Hsu, Geoff Jones








Introduction


High Level Synthesis for Machine Learning (HLS4ML) enables rapid prototyping of Machine Learning models into hardware designs.



Performance can be optimized by adjusting parameters such as Compression, Precision, and Resource Reuse factors.



Are HLS4ML's implementations efficient compared to lower-level implementations?




2D Conv Layer, Stride 2

Reuse Factor of 9:

| PERFORMANCE | Min Period (ns) 6.2 6.9 6.9 | | 592.5 | | 3673.5 | | 459.75 | | 11 (ns) 2850.45 2727.225 | | |
|-------------------|--------------------------------------|----|-------|---------|--------|--------|--------|--------|--------------------------------|---------|-------|
| HLS4ML - 256 | | | | | | | | | | | |
| HLS4ML - 128 | | | | | | | | | | | |
| Us | | | | 219 | | 1511.1 | | 105.75 | | 729.675 | |
| Model | RESOURCES | LU | Ts | Total L | UTs | DFFs | | RAM | | DSP | |
| HLS4ML - 256 | 256 | | 707 | | 7073 | | 11031 | | 2 | | 16 |
| HLS4ML - 128 | 128 | | | | 6502 | | 8799 | | 3.5 | | 24 |
| Us | | | 231 | | 2318 | | 865 | | 0.5 | | 24 |
| Available On Chip | | | | | 693120 | | 86640 | 14 | 170 | | 3600 |
| HLS4ML 256 | | | | | 1.02% | 1 | 2.73% | 0.1 | 4% | | 0.449 |
| HLS4ML | | | | | 0.94% | 1 | 0.16% | 0.2 | 4% | | 0.679 |
| Us | | | | | 0.33% | | 1.00% | 0.0 | 3% | | 0.679 |

Percentage of Max Resource Utilization vs. Iteration Interval



Hand-implemented Conv2D Layer (stride of 2) with Reuse Factor of 9 achieves better performance than the HLS4ML implementations.

- > 52.8% lower latency
- > <mark>73.2%</mark> faster iteration interval
- > <mark>64.3%</mark> fewer total LUT's used
- > 90.2% fewer DFFs used

Batch Normalization Layer

Currently under development, small scale model functional

Batch Norm Layer algorithm:



- > Batch size of 4, pipelined to three major stages, each taking four cycles
- > Values processed in the following order: (each step takes one cycle) Batch Mean, Batch Variance, Normalize value, Scale & Shift
- > Pipelined for efficiency to allow for parallel usage of resources

Small Scale Model Results: (values are in fixed point, 8 integer bits, 8 fraction bits)



Conclusion

- > The possibility to improve CONV2D implementation in HLS4ML to be faster or efficient is demonstrated. The lower-level implementation required fewer resources to produce a model with lower latency.
- > Batch Normalization layer can be implemented efficiently in hardware but will require large LUTs to accelerate some parts of the computation.

Next Steps

- > Implement an HLS4ML-inspired SystemVerilog implementation of Conv2D, stride 2 to improve performance
- > Implement a scaled-up batch norm layer, to compare with HLS4ML

References



[1] J. Duarte et al 2018 JINST 13 P07027

NSF OAC-2117997