UWEE Tech Report Series

Issues of Wirelength Cost Models in Routing-Constrained FPGAs


Ken Eguro and Scott Hauck

reconfigurable computing, FPGA, CAD, placement


Contrary to prevailing consumer conceptions of efficient silicon use, previous research efforts have shown that designing routing- poor FPGAs may yield significant area gains. In this paper we show that conventional wirelength-centric placement tools are unable to deal with the challenges that routing-limited CAD problems present. We believe that this problem is present given today's architectures and will become more important as devices scale.

Download the PDF version

Download the Gzipped Postscript version